Dr.Santosh Tondare Engineering Tutorials
Hello Friends!
I’m Prof. Dr. Santosh Tondare, Assistant Professor in an Engineering Institute. This channel provides clear, simplified, and in-depth tutorials on Electronics and Electrical Engineering, covering Digital Signal Processing (DSP), Signals and Systems, Digital System Design using VHDL/Verilog, and Digital Electronics.
What you’ll find here:
Step-by-step tutorials on core topics
Test bench design & simulation in VHDL/Verilog
University syllabus coverage with solved examples
GATE preparation tips & problem solutions
Concept explanations in simple language
Our mission: Making complex engineering concepts accessible and practical, empowering students, engineers, and professionals to strengthen fundamentals and excel in exams and projects.
Stay connected: Like, Comment, Share & Subscribe!
www.youtube.com/c/SantoshTondareEngineeringTutorials
For queries/collaborations: [email protected]
Thanks for watching!
Применение DSP поверх ASP
DSP – это просто: ваш первый взгляд на блок-схемы: цифровая обработка сигналов. Блок-схема DSP.
|| Разработка схемы детектора последовательностей для обнаружения 1010 (перекрытия) с использован...
|| Разработка схемы детектора последовательности с использованием модели Мили и модели Мура ||
Практическая лаборатория цифровой электроники: Реализация вентилей NAND и NOR в реальном времени
|| Практическая цифровая электроника - Основные элементы || Элементы ИЛИ и НЕ ||
|| Практическая цифровая электроника - Реализация базовых вентилей ||
|| Clock Skew in VLSI || Clock Jitter in VLSI ||What is CLOCK Skew and Jitter?
|| Implement XOR Gate using NAND &NOR Gate ||
|| Test Bench code of Full Adder || VHDL || DSD USING VHDL ||
|| Design and Implement Basic Gates using Universal gates || AND,OR ,NOT GATE USING NAND AND NOR
|| How to write VHDL TEST BENCH OF HALF ADDER || TEST BENCH ||
|| How to Write a Test Bench for AND Gate in VHDL ||
|| Learn VHDL Test Bench in 10 Minutes || TEST BENCH IN VHDL ||
#VLSI|| Implement Y= (A+B+C).(D+E) Using CMOS Logic||
|| Implement Y=(( A+BC) .D)' CMOS || Boolean functions using cmos||
|| How to Implement Boolean Functions using CMOS || CMOS || VLSI ||
|| Truth Tables in Digital Electronics || How to draw 2/3/4 Variable Truth Tables ||
|| Half Adder design using Transmission Gate || VLSI ||
|| Multiplexer Using Transmission Gates in VLSI || 2:1 and 4:1 Mux Using Transmission Gates||
|| How to implement Gates using Transmission Gates ||
Transmission Gate VLSI
|| Z transform of elementary signals|| Impulse function, unit step, shifted impulse function||
|| Z transform of causal-Anticausal-both sided sequence
|| Examples and solutions on Z-transform||
|| Region of Convergence|| Z-transform|| Properties of ROC in z transform||
|| Z-transform || Definition ||Necessity || Expression ||
|| Inverse Laplace transform with the region of Convergence examples & solutions ||
|| Inverse Laplace Transform-Examples & Solutions ||
| Initial and final value theorem examples and solutions|