VLSI Academy
Our mission is to provide free/subsidized tutorials/online classes to everyone. With this platform we aim to provide you the best in class knowledge about electronics and and other related topics with the best possible explanation. Let us know your views and interests in comments section for this channel. Don't forget to subscribe.
-----------------------------------------------------------------------------------------------------------------------------------------------
We have recently started hosting online webinar for college students, based on invite only.
If any institution/individual is interested in any such sessions, please contact in the below mentioned email.
Thank You !
sta lec37 interview question part2 | static timing analysis tutorial | VLSI
sta lec36 - Interview Questions Part1 | static timing analysis tutorial | VLSI
PD Lec 67 - Global and Detail Routing | VLSI | Physical Design
PD Lec 66 - Routing Concepts | VLSI | Physical Design
PD Lec 65 - Introduction to Routing | VLSI | Physical Design
PD Lec 64 — Перекошенные группы | CTS | СБИС | Физическое проектирование
perl lecture12: data extraction using regular expression | regex | pattern matching
PD Lec 63 - Post CTS Optimization | VLSI | Physical Design
PD Lec 62 - CTS Analysis | VLSI | Physical Design
PD Lec 61 - Crosstalk fixes and prevention | Shielding | NDR | VLSI | Physical Design
PD Lec 60 - What is crosstalk ? | CTS | VLSI | Physical Design
PD Lec 59 - Master, Generated and Virtual Clocks | Type of clocks | VLSI | Physical Design
Интегрированные тактовые вентили PD Lec 58 | ICG | CTS | СБИС | Физическая конструкция
PD Lec 57 Clock Gate Enable Checks | CGC Paths | CTS | VLSI | Physical Design
PD Lec 56 Проверка тактового сигнала | Пути CGC | CTS | СБИС | Физическое проектирование
PD Lec 55 Рассеиваемая мощность в дереве тактовой частоты | Управление тактовой частотой | CTS | ...
PD Lec 54 CTS Exceptions | Float pin | Stop Pin | Exclude Pin | VLSI | Physical Design
PD Lec 53 CTS Constraints | Spec File | Clock Tree Synthesis | VLSI | Physical Design
PD Lec 52 CTS Algorithms | CTS | Синтез тактового дерева | СБИС | Физическое проектирование
PD Lec 51 How to balance skew and latency? | CTS | Clock Tree Synthesis | VLSI | Physical Design
evolution of Mobile Technology & Cell Phone
Синтез тактового дерева PD Lec 50 | CTS | СБИС | Физическое проектирование
PD Lec 49 - Introduction to CTS | Clock Tree Synthesis | VLSI | Physical Design
PD Lec 48-Interview Questions | placement | VLSI | Physical Design
PD Lec 47 - concurrent clock and data optimization| CCD| Timing | placement | VLSI | Physical Design
PD Lec 46 - Useful Skew | Timing Fixes in placement | VLSI | Physical Design
PD Lec 45 — Запасные ячейки | Только физические ячейки | СБИС | Физическая конструкция
PD Lec 44 - Timing Fixes in placement | Part-2 | VLSI | Physical Design
PD Lec 43 - Timing Fixes in placement | Part-1 | VLSI | Physical Design
PD Lec 42 - SVT LVT HVT Cell variants | VLSI | Physical Design