LEPROFESSEUR HR
Lectures in Algorithms, VLSI, Digital Logic, SoC/ASIC Development, Design Verification, Computer Programming, Advanced Data structures, Finance, Economics, and various other miscellaneous topics.
All contents are FREE, that anyone can watch anytime anywhere at their fingertips.
Please subscribe, like, and press the bell. Appreciate your feedback and support.
Thanks! for visiting.
H R
YouTube: http://www.youtube.com/leprofesseur
Web: http://www.leprofesseur.org
⨘ } SoC clock domain crossings problem
⨘ } VLSI } 27 } Coding techniques - a simple fifo design in verilog } LEPROFESSEUR
⨘ } VLSI } 26 } CDC, Reconvergence } LEPROFESSEUR }
⨘ } VLSI } 25 } Asynchronous Resets vs Synchronous Resets } LEPROFESSEUR
⨘ } VLSI } 24 } Reset Domain Crossings, Solutions } LE PROFOFESSEUR }
⨘ } VLSI } System Verilog Assertions } LE PROF }
⨘ } VLSI } 23 } Transmission Gate Logic Circuits } LE PROFESSEUR }
⨘ } VLSI } 22 } Pass-Transistor Logic Circuits } LE PROF }
⨘ } Complex Concepts Made Easy } LEPROFESSEUR }
⨘ } Complex Concepts Made Easy } LeProfesseur} Learn with HR
⨘ } Multi-criteria Decision Making, Analytical Hierarchy Process (AHP) } LE PROFESSEUR }
⨘ } VLSI } 21 } CMOS circuits design, physical layout, combinatorial logic, PUN, PDN } LEPROF }
⨘ } VLSI } 20 } CMOS Interconnects } LEPROF }
⨘ } Tips for choosing a university for higher education } LEPROFESSEUR
⨘ } VLSI } 19 } System Verilog } Assertions } Protocol Verification } LEPROF }
⨘ } VLSI } 18 } Clock Domain Crossing } Questa CDC / Mentor / 0-in } LEPROF }
⨘ } VLSI } 17 } Power dissipation in electronic circuits } ASIC Power Analysis } LEPROF }
⨘ } Le Professeur - Learn with HR
⨘ } VLSI } 16 } Verilog, VHDL, Do You Write a Good RTL Code } LEPROFESSEUR
⨘ } VLSI } 15 } Static Timing Analysis (STA), concepts, paths, and how to fix violations } LE PROF }
⨘ } LEPROFESSEUR }
⨘ } VLSI } 14 } Latch-up & CMOS Technologies } LEPROF }
⨘ } VLSI } 13 } Floor-planning & placement tips } LEPROF }
⨘ } VLSI } 12 } Metastability in digital circuits } LEPROF }
⨘ } Economics } 12 } Economic Growth, GDP, Business Cycles } LEPROF }
⨘ } VLSI } 11 } Clock Domain Crossing (CDC) } Multi Voltage Domains } LEPROF }
⨘ } Algorithms } 45 } Ant Colony Optimization } Mathematical Formulations } LE PROF }
⨘ } VLSI } 10 } Clock Domain Crossing (CDC) } Reset Domain Crossing (RDC) } LEPROF }
⨘ } VLSI } 9 } Clock Domain Crossing (CDC) } FIFO } LE PROF }
⨘ } Algorithms } 44 } Ant Colony Optimization } part - 1 } LEPROF }