TechSimplified TV
Mission : Build a Knowledge Bridge Between Academics & VLSI/Semiconductor(Si) Industry !
We provide Self Learning Free VLSI Courses for the people looking for free alternatives to proprietary and paid VLSI Courses.
Use Playlist Page To Find The Complete Courses.
Audience : Fresher/Graduate/Masters in Microelectronics/Electronics/VLSI.
Emails :
Business : [email protected]
Tech Query : [email protected]
Founder / Co-Editor : Mridul Sengupta [ Worked In/For VLSI Companies/Grade : Invecas (Technical Lead ), Synopsys , TexasInstruments , STMicroelectronics , InterraSystems ]
Manager / Co-Editor : Munmun Dey [ Worked In/For VLSI Companies : Intel (Module Lead) , Synapse-Design , Synopsys, TexasInstruments , InterraSystems ] . Achievement Award : University Topper / Gold Medallist .
Notice & Legal : https://www.techsimplifiedtv.in/p/terms-and-conditions.html
Courtesy : Bensound.com , Pixabay.com, Pexels.com & Topfreeintro.com
LTSpice (v24): TTL NAND Gate Simulation | Response by Transient Analysis
LTSpice(v24) Exploring R-L-C Parallel Circuit : PWL & AC Sources | Transient & AC Analysis
LTSpice(v24) - RC Ladder Circuit Made Simple | Transient Response to Sine Wave Input
Why SystemVerilog Introduced bit and logic Over reg and wire | Upgrade Explained
LTSpice (v24): TTL AND Gate Simulation | Response by Transient Analysis
LTSpice (v24): TTL OR Gate Simulation | Response by Transient Analysis
VLSI Physical Design Verification Deep Dive : The Complete Marathon
LTSpice (v24): TTL Inverter using NPN BJTs | Response by Transient Analysis
LTSpice (v24): TTL NOR Gate Simulation | Response by Transient Analysis
Material Realiability & IC Failure in VLSI
🚀 Boost Your Coding Superpowers with GitHub Copilot in VS Code! 💻✨
SystemVerilog always_latch Explained : Importance of Latches in VLSI | EP-03
LTSpice (v24): pMOSFET Characteristics | Transfer (Id vs Vsg) & Drain (Id vs Vsd) Curves | DC Sweep
LTSpice (v24): nMOSFET Char | Transfer (Id Vs Vgs) Char | Drain (Id Vs Vds) Char | DC Analysis
Why always block replaced by always_ff and always_comb in SystemVerilog? | Verilog to SV | EP-02
LTspice Keyboard Shortcuts You Should Know!
What is Specialized Routing in VLSI Physical Design?
What is Detailed Routing in VLSI Physical Design?
LTSpice (v24): CMOS Buffer using Monolithic MOSFETs | Response by Transient Analysis
LTSpice (v24): CMOS XNOR using Monolithic MOSFETs | Response by Transient Analysis
LTSpice (v24): CMOS XOR using Monolithic MOSFETs | Response by Transient Analysis
TechSimplifiedTV – Watched Across the World!
Why `timescale Replaced by timeunit and timeprecision in SV? | Verilog vs SV Explained | EP-01
LTSpice (v24): CMOS AND using Monolithic MOSFETs | Response by Transient Analysis
What is Global Routing in VLSI Physical Design?
How to Install Microsoft VS Code 1.96 on Ubuntu 24.04.x & Windows 10 | Step-by-Step Guide 🚀
LTSpice (v24): CMOS OR using Monolithic MOSFETs | Response by Transient Analysis
🌟 Exciting New Feature! TechSimplifiedTV.in Now MultiLinugual 🌟
SystemVerilog Unlocked: The Ultimate Transition from HDL to HDVL! | Introduction | EP-00
LTSpice (v24): CMOS NOR using Monolithic MOSFETs | Response by Transient Analysis