Instruction Set Architecture ISA

array(10) { [0]=> object(stdClass)#4659 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "o3KZ-IFWTZ0" ["related_video_title"]=> string(32) "Why knowing assembly is so cool?" ["posted_time"]=> string(19) "1 год назад" ["channelName"]=> string(6) "Oceano" } [1]=> object(stdClass)#4632 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "GYlNoAMBY6o" ["related_video_title"]=> string(30) "CRAFTING A CPU TO RUN PROGRAMS" ["posted_time"]=> string(19) "1 год назад" ["channelName"]=> string(11) "Core Dumped" } [2]=> object(stdClass)#4657 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "9s8hPmCZ0mk" ["related_video_title"]=> string(18) "RISC-V 2025 Update" ["posted_time"]=> string(25) "2 месяца назад" ["channelName"]=> string(19) "ExplainingComputers" } [3]=> object(stdClass)#4664 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "Ui6QyzcD3_E" ["related_video_title"]=> string(48) "How computer processors run conditions and loops" ["posted_time"]=> string(28) "10 месяцев назад" ["channelName"]=> string(11) "Core Dumped" } [4]=> object(stdClass)#4643 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "1KTW32xSs_k" ["related_video_title"]=> string(29) "Instruction Set Architectures" ["posted_time"]=> string(19) "9 лет назад" ["channelName"]=> string(20) "0612 TV w/ NERDfirst" } [5]=> object(stdClass)#4661 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "FS4Ccfe17QA" ["related_video_title"]=> string(37) "What is an instruction set? (AKIO TV)" ["posted_time"]=> string(19) "7 лет назад" ["channelName"]=> string(7) "AKIO TV" } [6]=> object(stdClass)#4656 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "ByllwN8q2ss" ["related_video_title"]=> string(30) "The Fetch Decode Execute Cycle" ["posted_time"]=> string(27) "8 месяцев назад" ["channelName"]=> string(24) "Computer Science Lessons" } [7]=> object(stdClass)#4666 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "Ps0JFsyX2fU" ["related_video_title"]=> string(47) "Explaining RISC-V: An x86 & ARM Alternative" ["posted_time"]=> string(21) "3 года назад" ["channelName"]=> string(19) "ExplainingComputers" } [8]=> object(stdClass)#4642 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "lP2ZBp9O0mk" ["related_video_title"]=> string(27) "The first LowSpec Processor" ["posted_time"]=> string(21) "3 года назад" ["channelName"]=> string(12) "LowSpecGamer" } [9]=> object(stdClass)#4660 (5) { ["video_id"]=> int(9999999) ["related_video_id"]=> string(11) "Ozj_xU0rSyY" ["related_video_title"]=> string(37) "The Magic of RISC-V Vector Processing" ["posted_time"]=> string(19) "1 год назад" ["channelName"]=> string(11) "LaurieWired" } }